<?xml version="1.0" encoding="UTF-8" ?>
<modsCollection xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" xmlns:slims="http://slims.web.id" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-3.xsd">
<mods version="3.3" id="4810">
 <titleInfo>
  <title>Digital design, with RTL Design, VHDL, and Verilog</title>
 </titleInfo>
 <name type="Personal Name" authority="">
  <namePart>Vahid, Frank</namePart>
  <role>
   <roleTerm type="text">Primary Author</roleTerm>
  </role>
 </name>
 <typeOfResource manuscript="no" collection="yes">mixed material</typeOfResource>
 <genre authority="marcgt">bibliography</genre>
 <originInfo>
  <place>
   <placeTerm type="text">Hoboken, NJ</placeTerm>
   <publisher>Wiley</publisher>
   <dateIssued>2011</dateIssued>
  </place>
 </originInfo>
 <language>
  <languageTerm type="code">en</languageTerm>
  <languageTerm type="text">English</languageTerm>
 </language>
 <physicalDescription>
  <form authority="gmd">Text</form>
  <extent>xvi, 575 pages : illustrations ; 25 cm</extent>
 </physicalDescription>
 <note>The emergence of parallel processing, multicore processors and FPGAs are blurring the lines between hardware and software and fundamentally altering the way digital design and design logic should be taught. This book supports instructors wishing to develop strong design skills in their students.</note>
 <note type="statement of responsibility"></note>
 <subject authority="">
  <topic>Electronic digital computers -- Design and construction.</topic>
 </subject>
 <subject authority="">
  <topic>Computer architecture.</topic>
 </subject>
 <classification>621.39</classification>
 <identifier type="isbn">9780470531082</identifier>
 <location>
  <physicalLocation>e-Library Universitas Pertamina Be Global Leader</physicalLocation>
  <shelfLocator>621.39 VAH d</shelfLocator>
  <holdingSimple>
   <copyInformation>
    <numerationAndChronology type="1">8738/PUP/2019</numerationAndChronology>
    <sublocation>Perpustakaan Universitas Pertamina</sublocation>
    <shelfLocator>621.39 VAH d c.1</shelfLocator>
   </copyInformation>
  </holdingSimple>
 </location>
 <slims:image>025687461_1-6b5a24c810e7095869896411906594db_DIgital_Design.jpg.jpg</slims:image>
 <recordInfo>
  <recordIdentifier>4810</recordIdentifier>
  <recordCreationDate encoding="w3cdtf">2022-04-25 13:27:15</recordCreationDate>
  <recordChangeDate encoding="w3cdtf">2022-05-09 14:18:47</recordChangeDate>
  <recordOrigin>machine generated</recordOrigin>
 </recordInfo>
</mods>
</modsCollection>